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 
Abstract—This study investigates the power cycling reliability 
of nanosilver sintered joints formed by a time-reduced sintering 
process, designed for use on a die bonder. A range of sintering 
parameters, reflecting different levels of manufacturability, were 
used to produce sintered joints in respect of shear strength and 
porosity, within a process cycle time of a few seconds. The 
reliability of the sintered attachments were evaluated against 
Pb5Sn solder joints under constant temperature swing power 
cycling conditions over the range 50 to 200 °C. The thermal 
performance and microstructural changes of the sintered joints 
were monitored and evaluated non-destructively at regular 
intervals using transient thermal impedance and X-ray computed 
tomography. The results show that sintered joints with higher 
shear strengths ( 50 MPa) and lower porosities ( 25 %) tend to 
maintain their thermal performance up to ~100k power cycles 
before gradual degradation occurs. Sintered joints with 
intermediate shear strengths (20 to 40 MPa) and with 
corresponding analogous porosities (35 to 51 %) also 
demonstrated comparable power cycling behavior; exhibiting a 
progressive decrease in effective thermal conductivity with 
increasing cycles. The evaluated lifetime of sintered joints with the 
highest shear strengths were found to be at least double those for 
the lower shear strength joints, and up to fourteen times those of a 
Pb5Sn solder die attachment. Even the most porous sintered 
joints exhibited lifetimes appreciably longer than a Pb5Sn die 
attachment. Degradation in thermal resistance was seen to 
correlate with observed microstructural changes, with a 
dependence on initial sintering parameters. 
 
Index Terms— Sintered joints, power cycling, thermal 
conductivity, microstructure evolution and degradation 
mechanisms. 
I. INTRODUCTION 
IDE band gap (WBG) devices have higher switching 
speeds and lower on-state losses than similarly rated 
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Si-based power semiconductors, and therefore have significant 
advantages for the development of next generation power 
conversion systems [1-4]. Die-attach materials for packaging 
SiC or GaN dies are nominally required to operate at 
temperatures higher than 175 °C, while maintaining high 
reliability throughout their service lifetime. Proposed high 
temperature approaches to die attach include high temperature 
solder alloys, such as ZnAl and AuGe [5-8], transient liquid 
phase bonding (TLP) [9-11] and sintered silver or copper 
particles [12-15]. Among these, silver sintering is widely 
accepted as a promising packaging technology to fulfil the 
reliability requirements of higher density/high temperature 
power electronic applications. Unlike solder attachments 
produced via melting and solidification, sintered Ag 
attachments have the key advantage of low processing 
temperatures yet high operation temperatures, together with 
higher electrical and thermal conductivity. 
Sintering of micro-scaled silver particles generally requires 
the application of an external mechanical pressure of between 
30 to 50 MPa for a few minutes in order to reduce the sintering 
temperature to below 300 °C [16]. With the introduction of 
nanosilver pastes, lower pressures and even ‘pressureless’ 
sintering are achievable, with sintering times typically ranging 
from a few minutes to a few hours [13, 17]. There have been 
rigorous studies into the formulation of nanosilver pastes [18, 
19], the effects of surface condition of substrates (metallization 
and surface topography) [20-22] and the optimization of 
processing parameters [23, 24] including how these relate to 
reliability, generally in terms of shear strength.  
The optimization and simplification of the sintering process, 
including reducing processing time, are critical for its uptake 
within industry, particularly as these parameters relate to 
efficiency, low cost and ease of implementation. In particular, 
the processing times for bonding on the basis of one 
die/substrate at a time are unfeasibly long in comparison to the 
conventional solder reflow process, where multiple 
components can be assembled in parallel in one process step. 
However, to date, the benefits of reduced sintering processing 
times have received little attention. This may be due to 
unavailability of sintering equipment (e.g. hydraulic press) that 
is capable of the simultaneous application of heat and load to 
multiple components. Our previous study [25] has 
demonstrated a route for rapid die attachment by using a 
time-reduced sintering process for dry nanosilver film with a 
manufacturing cycle time of a few seconds. However, the 
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reliability and thermal performance of such joints prepared 
within short processing times remain unsubstantiated. 
In general, the failure mechanism of sintered joints has been 
associated with microstructural coarsening, the formation and 
development of cracks/voids and interfacial delamination 
[26-28]. Crack and void formation is understood to be related to 
thermally-driven, continued densification of silver occurring 
during temperature cycling [29, 30]. The influence of the 
surface topography of the bonding surfaces on the quality of 
attachment achieved has also been reported previously [20, 21]. 
However, few studies have linked the substrate surface 
condition to the heterogeneity of as-sintered microstructures 
and their subsequent evolution during temperature cycling. 
Thus, a deeper understanding of how sintering parameters and 
conditions influence this mechanism is required. 
The specific objectives of this paper are: 1) to compare the 
thermal performance, during power cycling, of sintered die 
attachments having a range of bonding strengths and/or 
microstructural porosities, and to compare these with a Pb5Sn 
solder joint; 2) to concurrently monitor the microstructural 
evolution of sintered joints throughout the power cycling 
period and correlate any change with thermal performance, 
using a non-destructive ‘same-sample’ approach; 3) to 
elucidate the degradation and failure mechanisms of sintered 
joints by a time-reduced sintering process during power cycling; 
and to identify and understand any concessions between the 
two.  
II. EXPERIMENTAL PROCEDURES 
A. Materials and sample preparation 
The power devices used were CREE CPW4-1200-S010B 
SiC diodes with a footprint of 2.26 mm × 2.26 mm × 0.377 mm 
in size. These devices have ~1.4 m thick Ni/Ag metallization 
on the cathode (back side) and ~4 m thick Al metallization on 
the anode (top side). The AlN-based substrates were 
custom-manufactured by DOWA Metaltech Co., Ltd (Tokyo, 
Japan). They consisted of 1 mm-thick AlN ceramic tile 
sandwiched between 0.3 mm-thick Cu tracks, actively brazed 
on both sides. The finish on each substrate, for sintered die 
attachments, was 0.2 µm thick Ag while for Pb5Sn soldered die 
attachments was 5 µm thick NiP followed by 0.05 µm thick Au 
on the surface. Sintering was achieved using 62.3 µm thick 
nanosilver film, Argomax 2020, obtained from Alpha 
Assembly Solutions (Somerset, NJ 08873, USA) with an 
average particle size of ~20 nm. The Pb5Sn solder alloy was a 
0.1 mm thick preform, obtained from Semelab Limited, 
TT-Electronics (Lutterworth, UK). 
One SiC diode was attached onto each substrate. The 
sintering process was carried out using a Datacon 2200 EVO 
die bonder. The process begins with transfer of the nanosilver 
film onto the backside of a diode by a pick-and-place (pp) tool. 
The die & film are then placed onto a substrate, preheated to the 
required bonding temperature. With the touchdown of the die, 
the pp tool is rapidly heated to the sintering temperature and a 
force of up to 100 N (equivalent to a maximum pressure of 
approximately 20 MPa for the specified die size) applied 
simultaneously. Four sintering trials with different 
combinations of time, pressure and temperature were employed, 
so as to produce joints with differing levels of bonding 
strength/porosity. Table I displays processing parameters and 
shear strength and porosity values [25, 31]. The preparation of 
the Pb5Sn attachments consisted of a pad of 4 mm × 4 mm 
solder preform placed between a SiC diode and substrate and 
reflowed at 350 °C for 5min.  
Ultrasonically bonded Al wires with a diameter of 375 µm 
were used to establish the necessary electrical connections. 
If/when wire bond lift off occurred during power cycling, new 
bonds were made to replace them. Bus bars, consisting of 125 
µm thick silver foils were soldered to the substrates using a 
Sn3.6Pb2Ag solder paste to provide external connections (see 
Fig. 1).  
 
 
Fig.1.  Photos taken of an as-sintered sample (a) and a sample mounted on the 
cold plate of a power tester for power cycling and thermal tests (b). 
 
B. Power cycling and transient thermal tests 
Both power cycling and transient thermal impedance tests 
were carried out on a Mentor Graphics® 1500A Power tester. 
The samples were mounted onto a cold plate, kept constant at 
20 °C, with two layers of 250 µm-thick polytetrafluoroethylene 
(PTFE) underneath to increase the thermal resistance, see Fig. 
1b. The junction temperature Tj of the SiC diode was 
TABLE I  
EXPERIMENTAL TRIALS WITH SHEAR STRENGTH AND MICROSTRUCTURAL POROSITY DATA FOR POWER CYCLING TESTS . 
Types Trials 
Processing parameters 
Shear strength True porosity Bondline thickness 
temperature pressure time 
Nanosilver sintered joints 
W1 220 ºC 6 MPa 1 s 20.5 MPa 50.9 % 32.26 µm 
W2 250 ºC 10 MPa 5 s 32.4 MPa 43.2 % 27.8 µm 
W3 260 ºC 10 MPa 6 s 40.5 MPa 35.5 % 24.49 µm 
W4 300 ºC 19.5 MPa 9 s 52.7 MPa 24.7 % 20.97 µm 
Pb5Sn solder joint TT 350 ºC - 5 min ~25 MPa - - 
Shear strength and porosity/bondline thickness obtained from samples bonded with dummy Si dies of 2 mm × 2mm.  
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approximated by using the forward voltage drop (Vf) as a 
temperature sensitive electrical parameter (TSEP) from the 
calibration curve Tj=f(Vf) attained under a measurement 
current of 50 mA at temperatures from 48 °C to 197 °C using a 
temperature-controlled hot-plate. The power cycling tests 
operated under a “constant ΔT” mode by regulating the cycling 
current. A constant temperature swing of 150 °C was ensured, 
and the current on and off times were fixed at 5 and 2.5 s 
respectively, leading to a constant temperature swing between 




Fig. 2.  Temperature-time profile of the power cycling test in constant ΔT 
cycling mode. 
 
Real-time thermal performance for all die attachments was 
characterized nondestructively using in-situ transient thermal 
impedance measurements for as-prepared samples and then 
after every 5k or 10k power cycles. During a transient thermal 
test, the SiC diodes were heated with a current of 6 A for 80 s to 
reach thermal equilibrium. After the heating current was 
removed, the forward voltage, Vf, at a constant current of 
50 mA, was recorded (on cooling) and converted into 
temperature change (Tj) using the calibration curve. Effective 
thermal conductivities for the die-attach were extracted through 
data fitting of the estimated in-situ transient junction 
temperatures during the cooling stage (Fig. 3) to finite element 
(FE) simulation results. The thermal response of the diodes at 
times  10 -3s (thermal contribution of the die attachment) are 
not captured in the thermal tests due to inherent electrical 
switching transient behavior and were therefore simulated 
through a FE model to estimate the thermal resistance 
contribution from the die attachment [29]. The theoretical data 
(pink curve) in Fig. 3 was extrapolated from a combination of 
simulation results fitted to the experimental thermal response 
data obtained after 10-3 s.  
C. Microstructure characterization 
The formation and development of cracks within the die 
attachments at different stages of power cycling were 
characterized through non-destructive 3D X-ray computed 
tomography (CT) carried out on a Zeiss Xradia Versa 
XRM-500 CT at regular power cycle intervals. Scanning 
parameters were selected to ensure that the entire die 
attachment was captured within the field of view (indicated in 
Fig. 4). This resulted in a spatial resolution of approximately 
2.4 µm using a 1024 pixel array. 1601 projections were 
acquired over a rotation of 180° for each scan. The projections 
were reconstructed using Xradia‐Zeiss 3D Reconstructor 
software which uses a filtered back projection algorithm. 
Xradia‐Zeiss 3D viewer software was used to visualize the 
formation and development of voids/cracks, as well as obtain 
virtual cross-sectional images in the lateral and 
through-thickness planes, as illustrated in Fig. 4. Image 
analysis (Matlab) was used to quantify the percentage of 
voids/cracks within the lateral (X-Y) plane (parallel to the bond 
surfaces). The analysis area was fixed at 1.7 mm × 1.7 mm for 
each dataset, for each image. In addition, the fracture surfaces 
of W1 samples were imaged after shear testing using a Hitachi 
TM3000 desktop scanning electronic microscope. 
 




Fig.4.  Schematic of cross-sectional X-Z plane and view through A-A’ (X-Y 
plane) for damage evolution characterization. 
III. RESULTS & DISCUSSION 
A. Evolution of thermal conductivities 
Figure 5 shows that the effective thermal conductivities 
(extracted from the combined experimental and simulation data) 
for the as-sintered die attachments at zero cycles; samples W1, 
W2, W3 and W4, are similar at approximately 100 W/(mK) 
and nearly 2.5 times higher than for that of an as-prepared 
Pb5Sn die attachment (43.7 W/(mK)); similar thermal 
conductivity values have been previously reported in [32]. The 
errors in the extracted effective thermal conductivities were 
estimated to be around 5 to 10 %, caused mainly by signal noise 
in the in-situ transient junction temperatures of the diodes 
during the cooling stages.  
During power cycling, the effective thermal conductivity of 
sample W4 (with the highest shear strength/lowest porosity) 
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remained relatively constant until ~100k power cycles, before 
gradually decreasing to 88 W/(mK) at 260k power cycles and 
further to 72 W/(mK) at 303k power cycles, at which point the 
test was terminated due to the instability of the device. This 
slow rate of change of thermal conductivity under power 
cycling agrees with our previous studies on sintered 
attachments [29, 30]. In comparison, curves for samples W1, 
W2 and W3 virtually overlap, with thermal conductivity 
degrading more rapidly to ~12.5 W/(mK) after ~590k cycles 
near the conclusion of the tests (W1, W2 and W3 terminated 
after 576615, 642415 and 636534 power cycles, respectively). 
In contrast, the effective thermal conductivity of the Pb5Sn 
solder attachment decreased sharply, from 43.7 W/(mK) in the 
as-soldered condition to 12.5 W/(mK) after 63k power cycles 
(test terminated at 66039 cycles). Notwithstanding its low shear 
strength and high porosity, W1, in effect, conveys an evaluated 
lifetime which is some five times greater than for that of a 
Pb5Sn attachment. If a 20 % drop in the effective thermal 
conductivity is taken as the criterion for failure, the power 
cycling lifetimes of the sintered joints are approximated to be 
281k power cycles (W4), 180k power cycles (W3), 142k power 
cycles (W2) and 109k power cycles (W1), while the lifetime of 
the Pb5Sn attachment is estimated to be around 20k cycles. 
When the highest shear strength/lowest porosity sample (W4) 
is considered, this amounts to an evaluated lifetime 
approximately 14 times greater than the Pb5Sn attachment, a 
result consistent with our previously reported work [29]. 
 
Fig. 5.  Evolution of the effective thermal conductivities of die attachments 
during power cycling tests. 
 
B. Microstructure characterization 
1) Sintered die attachments 
Figures 6 to 10 show representative X-ray CT cross-sectional 
images obtained from samples W1 to W4 respectively. For all 
the sintered joints, no obvious defects are observed in the 
as-sintered condition at the CT scan resolution used (2.4 µm), 
see Figs. 6a, 7a, 8a and 9a. During power cycling, the formation 
and growth of cracks occur predominantly in the central regions, 
as opposed to at the edges. This can be readily interpreted as the 
highest thermal excursions generally occur directly beneath the 
center of the chip when forward biased. The cracks, identified 
to be near-vertical with respect to the through-thickness plane 
(X-Z planar view) develop into a network of cracks resembling 
a dried mud texture as power cycling tests proceed as illustrated 
in Fig. 10. The brighter regions/pixels immediately adjacent to 
large voids/cracks indicate higher localized densities, due to the 
higher absorption of X-rays [33]. This is considered to be 
associated with the continued densification of the silver under 
thermomechanical stress due to the mismatch of the coefficient 
of thermal expansion (CTE) between the die attachment layer 
and the chip and substrate. A detailed explanation for the 
formation of these cracks can be found in [29], where 
mechanical stress and continued densification are proposed as 
the basis of this cracking mechanism. 
 
 
Fig. 6.  X-ray CT virtual-cross-sectional images obtained from the sintered joint 
W1 before and after power cycling.  
 
A number of well-developed vertical cracks ultimately 
develop into localized lateral cracks at the Ag-Cu interface, as 
smaller cracks converge with neighboring wider cracks. The 
lateral cracks appear to expand with increasing number of 
cycles. Areas which appear brighter (greater X-ray attenuation 
due to higher density) surround the locally delaminated regions. 
It is found that localized delamination (see the red boxed area in 
Figs. 6c and 6d) develops much earlier in the most porous Ag 
layers (W1) i.e. after 280k power cycles, than in the other 
sintered samples. Delamination from the edges towards the 
center becomes more intensive with subsequent cycles. In 
addition, the delamination between the die/sintered layer 
interface appears more widespread than for that at the sintered 
layer/substrate interface for all sintered joints, see Fig. 10. 
In Figs. 7a, 8a and 9a, a grain-like texture is apparent in the 
lateral cross-sections through the Ag layer of samples W2, W3 
and W4, all of which were sintered under higher bonding 
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pressures (≥ 10 MPa), higher sintering temperatures (≥ 250 °C) 
and longer sintering times (≥ 5 s). There are denser Ag regions 
with clear outlines in the sintered condition, as apparent in the 
Ag layer of sample W4 where the largest bonding pressure was 
employed. It is interesting to note the development of cracks 
along the boundaries between the denser and the less dense Ag 
regions. To illustrate how the boundaries of the grain-like 
topographies evolve, a red circled region is traced over 
increasing number of cycles in Figs. 9a to 9d. The grain-like 
texture is postulated to result from the surface topography/grain 
structure of the copper. The fracture surface of sample W1 after 
die shear testing, as shown in Fig. 11, supports this supposition 
as it clearly shows grain-like morphologies and pre-cracks at 
the Cu boundaries. A non-uniform packing density of 
nanosilver particles can result from the non-uniform 
topography of the substrate, where the height variations 
typically follow the distribution of individual grains in the 
upper Cu layer of the substrate. As illustrated in Fig. 12, the 
sintered joint (black boxed region) is denser above embossed 
Cu grains, while the white boxed areas are less dense regions 





Fig. 7.  Virtual X-ray CT cross-sectional images obtained from the sintered 
joint W2 before and after power cycling. 
 
Sample W4, which was prepared using the highest pressure 
and longest time at the highest temperature, displayed the best 
thermal performance when compared to other samples. This 
may be related to its denser and more uniform microstructure. It 
is proposed, in line with [34], that sintered joints with low 
porosity are more likely to undergo continued post-sintering 
densification during prolonged temperature cycling, since 
densification occurs more readily when the microstructural 
density is higher and more adjacent atoms are available for 
inter-diffusion. Continued densification feasibly contributes to 
a reduction in thermal resistance by offsetting thermal 
resistance increases due to cracks/void formation during the 
early stages of power cycling. In the same way, these factors 
may also explain why sample W1 exhibits the shortest lifetime, 




Fig. 8.  Virtual X-ray CT cross-sectional images obtained from the sintered 
joint W3 before and after power cycling. 
 
As presented earlier, the microstructure of the sintered joints 
consists of dense Ag regions over embossed Cu grains, porous 
regions over depressed Cu grains and porous boundaries over 
Cu grain boundaries. During power cycling, vertical cracks 
mainly form and develop in the porous regions over the Cu 
grain boundaries, of the substrate, where the packing density is 
low and some pre-cracks may already exist in the as-sintered 
layer. For the porous joints (samples W1, W2, W3) the 
percentage of porous regions is higher than for equivalent 
denser regions, leading to the conclusion that continued 
densification for the denser Ag regions in these samples has 
less impact on the development of thermal conductivity than for 
the lower porosity W4 sample. This is probably the reason why 
all the porous sintered joints have a similar thermal 
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performance across the same power cycling range. In addition, 
local delamination appears much earlier in the most porous 
sintered joints, as the ratio of porous regions to that of denser 
regions is higher. Despite this, the sintered joints prepared at 
220 °C under 6 MPa for 1 s, still demonstrate a significant 
better thermal performance and a temperature power cycling 
lifetime (at a temperature swing of 50 to 200 °C) nearly 5 times 




Fig. 9.  Virtual X-ray CT images obtained from the sintered joint W4 before and 
after power cycling. 
 
Figure 13 compares the percentage of cracks/voids within all 
samples. In the sintered samples, cracks/voids increase linearly 
in the region 0 to 13~16 % after ~300k power cycles, with 
comparable growth rates. The crack growth rate then decreases 
somewhat up to ~520k power cycles from 19.6 to 21.9 %, 
before accelerating again for all samples. Sample W1 is the 
most characteristic with the sharpest observed increased rate in 
the third growth phase, which amounts to a cracked area of 
27.5 % after 576k power cycles. 
 
2) Pb5Sn soldered die attachments 
The microstructural changes observed in the Pb5Sn 
attachment during power cycling are presented in Fig. 14. As 
expected under such extreme cycling temperature conditions, 
the initiation of voids/cracks in the Pb5Sn solder joint is not 
restricted to the center of the bond, but develops across the 
entire bonded area, as evident in Figs. 14c and 14d. The largest 
voids form at the triple grain boundaries of the Pb5Sn solder, 
propagating inter-granularly after 21k power cycles as shown 
in Fig. 14b. As with the sintered joints, more delamination 
seemingly occurs at the die/solder layer interface than at the 
solder/Cu interface. The voids/cracks at the interfaces appear 
larger than for those observed in the sintered die attachments. 
The percentage of voids/cracks in the soldered joint rose 
sharply from around 11.2 % after 10k power cycles to 32.6 % 
after 66k cycles. 
 
 
Fig. 10.  Virtual X-ray CT cross-sectional images in the X-Z plane for sample 
W4 after different power cycling periods. 
 
 
Fig. 11.  SEM images taken from the fracture surface on the 2 mm × 2 mm 
dummy Si side of W1 as-sintered joint (a) Overview of the fracture surface, and 
(b) Enlarged view of the red boxed area (a) showing the morphologies of Cu 
grains. 
 
C. Comparison between microstructure and thermal 
performance 
The effective thermal conductivities of all the as-sintered 
joints (100 W/(m·K)) were lower than the estimated values, 
which are in the range 225 to 305 W/(m K), based on their true 
porosities (ratio of void volume to sample volume) of 24.7 to 
50.9 % and the thermal conductivity of bulk silver at 406 W/(m 
K). One possible reason is the presence of interfacial 
resistances, i.e., thermal resistance at the SiC diode/sintered 
layer and sintered layer/Cu interfaces. It is presumed that the 
interfacial resistance for true Ag-Ag contact at the interfaces 
would be much lower than for silver particles in the sintered 
layer, so during power cycling inter-particle diffusion of Ag 
could be expected to occur [29]. On the other hand, the 
appearance of cracks/voids due to nanosilver particles forming 
Ag crystals, continued densification and delamination during 
power cycling (mainly due to CTE mismatch) may eventually 
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lead to a degradation in performance of the sintered die 
attachments. 
It is interesting to note that the crack growth data (Fig. 13) 
accurately mirrors the observed evolution of thermal 
conductivity in Fig. 5, for all samples. Before 100k cycles, 
sample W4, with a denser microstructure (true porosity of 
24.7 %) maintains its thermal performance. This can be 
attributed to the aforementioned trade-off between the thermal 
resistance changes from continued post-sintering and the 
appearance of vertical cracks/voids [14]. After 100k cycles, the 
sudden decrease in the effective thermal conductivity can be 
ascribed to local delamination as observed in the X-ray CT 
images (see Fig. 9d). During this stage post-sintering 
densification has virtually stabilized and local delamination 
occurs due to the thermal stress caused by the CTE mismatch 
between the die and the substrate. The occurrence of localized 
delamination is accelerated and terminated by neighbouring 
vertical cracks. Localized delamination results in a reduction in 
the effective thermal conductivity to a greater extent than that 
associated solely with the development of vertical cracks. This 
may explain why the effective thermal conductivity values 
decrease at a practically constant rate, with increasing power 
cycles, despite the marked decline in the rate of increase in the 
percentage of cracked area (Fig. 13) above 230k cycles. 
 
 
Fig.12.  Schematic of sintered die attachment regions with contrasting localised 
packing densities  
 
 
Fig. 13.  Evolution of the percentage of cracks/voids of die attachments during 
power cycling. 
 
For the Pb5Sn solder joints, the effective thermal 
conductivity decreases linearly while the percentage of 
voids/cracks increases (linearly) with increasing power cycles. 
However, the rate of decrease in the former was much higher 
than the latter. This can be attributed to the fact that more 
significant local delamination occurs at the die/solder and/or 
the solder/Cu interfaces as the power cycling tests proceed; 
such delamination having a more pronounced impact on 
thermal conductivity than voids/cracks. This is supported by 
the incidence of features (voids/cracks) which are larger/wider 




Fig. 14.  Virtual X-ray cross-sectional images obtained from the Pb5Sn joint 
showing the microstructural evolution: (1) after 10k cycles, (b) after 21k cycles, 
(c) after 37k cycles, and (d) after 66k cycles. 
 
D. Correlation between sintering processes and reliability 
The relationship between shear strength/porosity and power 
cycling lifetime is illustrated in Fig. 15. It illustrates that higher 
shear strength and/or low microstructural porosity infers a 
longer lifetime. In other words, the lifetime of joints can be 
significantly improved by enhancing the shear strength, and/or 
lowering the apparent true porosity. The shear strength/density, 
in general, increases with increasing sintering temperature, 
pressure and time across the experimental design parameters 
used, as reported in our previous study [31]. Therefore, it can be 
concluded that using increased sintering temperature, pressure 
and time implies sintered joints with improved lifetimes. 
However, there is clearly an opportunity to trade off expected 
lifetime against processing time and cost without significantly 
compromising reliability. In particular, comparing samples W1 
and W4, W1 has a process cycle time of just 1s and a lifetime 
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that is 5 times that of the Pb5Sn sample whereas W4 has a cycle 
time of 9 s and a lifetime some 14 times that of the Pb5Sn 
sample. 
 
Fig. 15.  Relationship between shear strength, microstructural porosity and 
power cycling lifetime for sintered die attachments. 
IV. CONCLUSIONS 
The evolution of the thermal performance and 
microstructures of nano-silver sintered joints, prepared by 
time-reduced sintering, together with Pb5Sn soldered joints, 
were compared for SiC diode die attachments subjected to 
constant temperature-swing power cycling from 50 to 200 ºC. 
Assuming a failure criterion of 20 % decrease in the effective 
thermal conductivity, the evaluated lifetimes of the sintered 
joints are 281k cycles, 180k cycles, 142k cycles and 109k 
cycles in order of descending shear strength (or density) where 
the weakest sintered joint is palpably 5 times more reliable than 
for that of a Pb5Sn soldered joint (20k cycles). The sintered 
joint with the highest shear strength (higher than52.7 MPa and 
porosity less than 24.7 %) exhibited thermal stability up to 100k 
cycles, with the effective thermal conductivity decreasing 
virtually linearly with increasing cycles. 
The evolution of thermal performance of the sintered joints 
is associated with continued thermally-induced densification of 
Ag, leading to a nominal increase in the thermal conductivity, 
offset by the appearance of cracks and delamination which 
results in a decrease in the thermal conductivity. The continued 
densification of sintered joints (during power cycling) impedes 
the development of localized delamination with a dependency 
on the bonding quality of as-prepared joints; the lower the 
initial porosity the greater the influence. Collectively, the 
results demonstrate that high reliability sintered die 
attachments can be created on a die bonder using process times 
as short as 1 second, opening a route to cost-effective, rapid and 
flexible manufacturing.  
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